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Using sound electronic principles, a signal propagation delay logarithmic in the length of 
a wire can be attained in VLSI circuits only if all wires in the layout have the same 
aspect ratio. This results in a penalty in wire surface area of the order of the square of 
the length of the wire. Thus, the global complexity of a VLSI circuit is affected. In 
particular, the complexity becomes very layout dependent. This effect will be truly 
pronounced in the emerging wafer scale integration technology. There are. circuit 
topologies with the same function (Dictionary machine, Fast Fourier Transform) such 
that a circuit topology which is optimal under one delay assumption is suboptimal under 
another. Under constant signal propagation delay, or logarithmic delay, systolic search 
trees or fast permutation networks can be laid out to perform superior if we assume 
constant width wires. However, under logarithmic signal propagation delay with the 
required constant aspect ratio for wires the naive Mesh layout is superior over every tree 
layout with respect to both Area and Period. Similarly, for thus implementing the Fast 
Fourier Transform, the naive Mesh layout is superior over every layout for a fast 
permutation network like the Cube-Connected Cycles in Area, Area X Period and the 
AreaXExecution Time. As a matter of independent interest, with a constant aspect ratio 
a for wires and using at most c layers, every layout for a complete N -node binary tree, 
so also the H-tree layout, takes Area fl.(N lotf /Sc N). With the wire aspect ratio and 
number of layers constants independent of N, it is impossible to layout a complete N -
node binary tree using equal length wires. 
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In a realistic complexity theory for the very l,arge scak integrated (VLSI) electronic 
switching circuits, which now become possible, the treatment of signal propagation delay 
in long wires plays a crucial part. This seems truly the case on the level of the emerging 
wafer scak integration. In this technology in effect chips with 4 inch diameter are 
manufactured. On a scale like that, the signal propagation delay in long wires becomes a 
major factor. Synchronization requirements slow down the computation to a clocked 
switching time in the order of the delay in the longest wire. Such delays can be reduced 
by change of feature sizes or choice of material. The latter course is taken by the 
military sensitive investigation of very high speed integrated circuits (VHSIC). For 
instance, the use of semi-insulating Gallium-Arsenide and Silicon-on-Sapphire insulating 
substrate technologies allows switching times in the subnanosecond range [EWZL, YYC, 
TR]. New devices are afoot like the up-and-coming high-electron-mobility transistor 
(HEMT) [MS]. In MOS (metal oxide semiconductor) technologies metals like tungsten, 
molybdenum, titanium, tantalum and their silicides are considered to replace and 
complement polysilicon [SM]. The quest for speed on chips is no luxury; high speed is 
imperative in real-time applications. 
In the computational models rampant in the literature, the eloquently justified 
assumptions concerning signal propagation delay in long wires range from constant delay 
(irrespective of the wire length) [Thl, BKl, BK2, Vu, Sa], via logarithmic [PRS, Th2, 
TR] and linear d~lay [BPP, CM] to signal propagation delay that is square in the length 
of wires [BPP, CM, Se]. In all of these models the width (or thickness) of wires is 
assumed to be a unit, depending on the minimal feature width of the underlying 
technology. Some of these models are more reasonable than others, while all of them 
may cover selected real life situations. Most papers cite [MRl, MC] as justification. 
However, recently [MR2] emphasized once again, that the constant delay assumption 
cannot be held in general at all, while the logarithmic delay assumption is incompatible 
with the constant wire width assumption. To achieve a propagation delay logarithmic in 
the length of the wire, electronic considerations show that all wires need have the same 
ratio between width and length, that is, the same aspect ratio. Thus, in multilayered 
chips now being manufactured, the communication wires are grouped in metal layers 
according to length. In a layer with a group of longer wires those wires are 
proportionally wider and thicker. The surface area occupied by long wires has to be 
proportional to the squares of their lengths in order to obtain logarithmic propagation 
delay. This fact heavily influences the resulting complexity theory for VLSI computation 
models that assume logarithmic propagation delay; in particular it makes the complexity 
more layout sensitive than previous assumptions. These considerations form the subject 
matter of the present investigation. 
Logarithmic propagation delay in long wires is attractive in VLSI since it is well suited 
to hierarchically designed circuits like trees [MRl, MC, MR2], and to wire length 
distributions on actual chips [Do, Vi]. The discussion in [MRl, MC, Section 8.5] 
apparently has created confusion, in particular concerning the fact that logarithmic 
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propagation delay is reconcilable with approximately unit width wires. To dispel that 
misunderstanding we first recapitulate . the pertinent electronic facts in the spirit of 
[MR2], but more precisely. See also [SM]. In Section 3 we interprete the basic 
electronics of Section 2 to imply that logarithmic signal propagation delay actually 
requires a constant aspect ratio for the wires. All in all, we can therefore distinguish 
assumptions of constant, logarithmic, linear or square propagation delay with constant 
wire width, and logarithmic propagation delay with a constant aspect ratio for the wires. 
In Section 4 we compare a Mesh topology and a complete binary tree topology for a 
specific function: the implementation of a systolic search tree under the five different 
assumptions. It turns out that, for logarithmic signal propagation delay with attending 
constant aspect ratio for wires, the naive Mesh layout is superior over every tree layout 
with respect to both Area and Period. In particular, we show that, with a constant 
aspect ratio a for the wires and using c layers, every layout of a complete binary tree 
with N nodes takes fl.(Nloff/ 6cN) area,* so a/,so the H-tree layout of [MRI, MC]. 
With the additional requirement that all wires have the same length, while the aspect 
ratio and number of layers are constants independent of N, such a layout is impossible 
for large enough N. Assuming constant width wires, only for constant delay can the 
systolic tree layout match the 0(1) Period of the naive Mesh layout [SS]; for linear and 
quadratic delay even the Execution Time of every systolic tree layout matches or exceeds 
that of the naive Mesh layout. An application of this exercise is the implementation of a 
Dictionary Machine [ORS, SS] as explained briefly in the Appendix. In Section 5 we do 
a similar comparison between a Mesh layout and a fast permutation network layout for 
the Fast Fourier Transform. It appears that the naive Mesh layout performs better than 
every layout for a fast permutation network like the Cube-Connected Cycles [PV] in 
Area, AreaXPeriod and AreaXExecution Time under logarithmic propagation delay 
with constant aspect ratio wires. For an extensive discussion on how the propagation 
delay varies as a function of the wire length and how this influences overall circuit 
performance, in particular with respect to pipelined computations, see [PRS]. 
Relo;ted work. In [Do] a theoretical derivation and an experimental study of actual chip 
layouts shows that the number f (i) of wires of length i in layouts tends to satisfy 
f(i) = lci->.J (l~i~L) and f(i)~O (L<i). In [Vi] we investigate the effects of 
logarithmic propagation delay with a constant aspect ratio for the wires in layouts with 
such wire length distributions. While leaving free the topology, placement and routing in 
the layouts, considerations of wire length distribution alone shows that for some 
distributions the logarithmic signal propagation delay necessitates an exponential 
increase in layout area, which implies exponentially long interconnect wires. Thus the 
gain in greater relative propagation speed is completely lost by the greater distances the 
*We use the Order-of-Magnitude symbols as follows: 
g (n) E O(f (n)) if there exists a positive constant c and g (n) .;;;; c If (n) I for all but :finitely many positive 
integers n. 
g (n) E il(f (n)) if there is a positive constant c and g (n) ;;;. cf (n) for infinitely many positive integers n. 
0(f (n)) = O(f(n)) n O(f (n)). 
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signals have to travel. Apart from the fact that we require a constant aspect ratio for the 
wires to obtain a logarithmic propagation delay, we also need to attach drivers to drive 
the long wires. In [MRl, MC, MR2] and Section 2 it is shown that such drivers need an 
area proportional to the length of the wire. In [Ra] the worst-case effect of inserting 
these drivers in a basically fixed layout is investigated while assuming that all wires have 
the same unit wire width before and after insertion. 
2. Electronic basics 
The time it takes a minimum transistor to drive a wire of length L, width W and 
thickness H can be estimated as follows. The wire is assumed to have distance D1 to 
neighbouring layers and Dw to other wires in the same layer. If W 0 is the minimal width 
of a wire in the current technology, then the minimal transistor, consisting of a wire 
crossing, occupies area W6. The total time T to drive a wire is approximated by: 
(1) 
where Rt is the resistance of the minimum transistor, Rw the resistance of the wire and 
Cw its capacitance. The total. time T can be thought of as the sum of the time Td 
needed to drive a zero resistance wire of capacitance Cw, and the time Rw Cw needed to 
transport the oppropriate charge from a zero resistance source. Since the resistance of a 
wire is proportional to its length and inversely proportional to its cross section we have: 
L 
Rw = Pw lVH" • (2) 
where Pw is the resistivity of the considered wire material. The capacitance of a wire is 
inversely proportional to the distance of its neighbouring wires and layers, and 
proportional to the area of the side facing that neighbouring layer or wire: 
H W 
Cw = €w L ( Dw + Dz ) (3) 
where £w is a proportional constant consisting of the product of the permittivity of free 
space and the dielectric constant of the insulating material (usually Si02). Thus, 
L 2 H W 
Rw Cw = Pw €w lVH" ( Dw + Dz ) . (4) 
This suggests a signal propagation time quadratic in L. However, the resistance Rt, of 
the minimum transistor, dominates in (1) for the magnitudes of L under consideration 
(smaller than, say, 1 meter). We can decrease that term by fitting a larger driver 
transistor to the wire. This transistor, in its turn, must be driven by the minimal 
transistor. Iterating this scheme, cf. [MC], we obtain a sequence of transistors, of which 
each next one is a factor a larger than the preceding one. The final transistor in the 
sequence should be large enough to drive the wire in a sufficiently short time. The time 





where T is the time it takes a minimal transistor to charge the gate of another minimal 
transistor. If Ct is the capacitance of the minimal transistor then we require: 
. Cw 
#drivers = loga Ct , (6) 
taking Td = # driversTa time to charge the wire if it had no resistance. The 
capacitance of the minimum transistor is given by 
W6 
Ct =Et Do ' (7) 
where D0 is the thickness of the gate insulator and Et is the product of the permittivity 
of free space and the dielectric constant of the gate insulator. Thus we can drive a zero 
resistance wire of capacitance Cw through a sequence of # drivers in time: 
EwDoL H W 
Td = a T loga 2 ( -D + D ) (8) Et W0 w 1 
From (1), (4) and (8) we obtain an expression for T. 
Ew DoL H W L 2 H W 
T :::::::: a T loga 2 ( -D + D ) + Pw Ew urc.:r ( -D + D ) (9) Et Wo w l rv.u w 1 
It is therefore clear that the signal propagation time heavily depends on the various 
dimensions and materials involved in the chip. In [MR2] it was observed that by keeping 
the derivatives, with respect to L, of the two terms in the righthand side of (9) balanced: 
a T ,...., 0 L ( H + W ) (lO) 
Llna ,...., ~Pw Ew WH Dw Dz ' 
T grows logarithmic in L. Viz.,from (9) we obtain by assumption of equality (10): 
T :::::::: ...!!::!:.. { ln [ Ew Do; ( _.!.!_ + W ) l + ~ } . (ll) 
Ina Et W0 Dw D1 
Having the minimum transistor drive the total wire outright, we obtain from (1), (4), (5) 
and (7): 
Cw 
T ~ T Ct +CwRw (12) 
TDo L H W 
= ( --2 + Pw WH ) Ew L ( -D + D ) 
Et Wo w 1 
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The above shows that we can reduce the signal propagation time by employing new 
materials with more favorable characteristics, like Gallium-Arsenide and Silicon-on-
Sapphire technologies [YYC]. We can also change the size of the wires and the 
interwire- and interlevel separation. Thus, for long interconnect wires extra layers with 
wider and thicker wires are used. 
3. Logarithmic Delay Assumption, Constant Aspect Ratio for Wires, Area, Time, 
and Implementation Details 
Logarithmic Delay and Constant Aspect Ratio. Under assumption (10) we can obtain a 
logarithmic signal propagation delay by, all other things being equal, maintaining: 
L 2( 1 + 1 ) t W Dw H Di = constan ' (13) 
rather than by just keeping L 2 proportional to WH as in [MR2]. Keeping the interwire 
distance proportional to the wire width, and the interlayer distance proportional to the 
wire height, we observe that if W, H and L are kept in proportion the desired 
logarithmic propagation delay is attained. (Note that we cannot reach this effect by 
keeping the wire width the same but using very 'tall' wires or vice versa.) The aspect 
ratio of a wire is the quotient of its length and width. To obtain a logarithmic signal 
propagation delay we thus need the fixed constant aspect ratio following from (10) and 
(13) for all wires in the layout. In designing a high speed layout we therefore need to 
install drivers to drive the long wires and to design all wires with a constant aspect ratio. 
The area taken by such a driver is linear in the length of the wire [MR2]: the minimal 
transistor occupies area W6, the next driver area a W6, and so on for logal terms for an 
l-length wire. The total driver area for an l-length wire becomes W6 (l -1) / (a-1). This 
area is required at the lowest silicon layer of the chip; the long interconnect wires are 
executed in the upper metal layers. 
Area and Lerigth. The area for a VLSI layout is expressed in A area units. The area 
unit is the square of the basic length unit which is the feature width of the underlying 
technology. This is currently 4·10-6 - 10·10-6 meter and is expected to decrease to 
1.5·10-6 - 4·10-6 meter in the near future [SM, TR, YYC]. Below we make the 
following assumptions about the Area, for a VLSI layout [PRS]. Such assumptions need 
to be made in particular with respect to lower bound arguments. 
1. The Area is taken to be the area of the smallest convex region enclosing the layout. 
2. There is a cross-over constant c >0 such that no unit circle encloses points of more 
than c different edges (wires) or nodes (components or transistors). 
(In case we allow an unlimited amount of cross-over, we should consider the worst-case 
'area X cross-over' product instead of the area. Effectively, we then consider 3-
dimensional 'layered' chips which is outside the scope of this paper but is used in [Vi].) 
Time. The Execution Time of a problem instance is the time elapsed between the 
entering of the first bit of the problem instance in the circuit and the leaving of the last 
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bit of the answer from the circuit. In pipelined and especially in systolic computations 
[MC] the Period is important. The Period is the time elapsed between entering the first 
bit of a problem instance and the first bit of a next problem instance. In 'moving belt' 
type computation the Period can be substantially le8s than the Execution Time. Below 
the Period of a (systolic) computation appears to be more sensitive for the propagation 
delay assumption than the overall Execution Time. If the signal propagation delay 
depends on the length of the wire the signal has to traverse, then the minimax 
edgelen.gth in the layout will determine the Period in a systolic network. The minimax 
edgelength (or wirelength) e(.) of a layout for a given circuit is the minimum over all 
layouts, implementing the circuit, of the length of the longest wire in such a layout. See 
also [PRS]. 
Implementation Details of Area and Time. We may assume that the circuits are laid out 
on a Manhattan grid. In [Lel] algorithms are presented to embed easily separated graphs 
efficiently in grids. The considerations below assume that the processing elements have 
unit area and the links between them have unit bandwidth. This view captures the 
underlying communication structure. This leaves free the precise implementation. For 
example, to communicate a word of k bits between two processing elements, one can 
either use a link of bandwidth k and one cycle or use a· link of bandwidth 1 and k cycles. 
Let each of the P processing elements actually fit in area U and let the total area used 
by the bandwidth 1 links be L. Let W be the bandwidth of the precise implementation, 
e.g., word-parallel or word-serial communication. Using methods of [Lel], a rough upper 
bound on the total actual chip area is given by Ap E O(PU) plus Aw E O(Lw2), where 
AP is the area taken by the processing elements and Aw is the area for the wires, for 
both the search tree and the Mesh network. We follow the normalization custom 
generally adhered to, so by a layout Area A we mean P + L, that is, we normalize the 
processing elements to unit area and the wires to unit bandwidth. "Once the issues such 
as bandwidth of links are resolved this [estimate] gives the basis for a bound on the 
actual chip area," [ORS]. Concomitant with the assumption of unit bandwidth, we also 
assume that each communication between processors concerns a unit (bit). Once the 
bandwidth and sizes of messages are resolved, the estimates give a basis for the actual 
chip times. 
4. The Case of the Systolic Search Tree 
In [ORS] a realization of a Dictionary machine on the basis of a systolic search tree 
[Lel] is described. This requires the implementation of two complete binary trees, or of 
X-trees [Lel, ORS], back-to-back. If we allow a constant amount of layers for the VLSI 
layout it suffices to consider the implementation of a complete binary tree [Lel ]. For a 
dictionary _capacity N there exists a systolic search tree of Area O(N). The dictionary 
operations SEARCH, INSERT and DELETE are processed pipeline fashion. With the 
assumption of a constant signal propagation time, as in [Thl ], the Period of an operation 
is 0(1) and the Execution Time O(logN). Under the linear delay time assumption of 
[CM], while retaining the Area O(N), the Period is O(VN) n fJ(VN /logN), cf. below, 
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and the Execution Time 0( VN ). In [SS], however, the authors show that the necessary 
systolic search tree can be implemented in a simple systolic Mesh architecture, of O(N) 
Area, 0(1) Period and O(VN) Execution Time, under the linear delay assumption. The 
exhibited architecture has also a simpler layout and uses smaller absolute area. In this 
section we want to investigate how the two topologies for implementing the systolic 
search tree compare under five different signal propagation delay assumptions. In an 
Appendix we briefly explain the Dictionary machine as proposed by [ORS] and later 
[SS]. 
The five propagation delay assumptions identified in Sections 1, 2 and 3 are: 
(A) Constant de/,ay: the wire has unit width and the propagation time is independent of 
its length. 
(B) Logarithmic de/,ay: the wire has unit width and the propagation delay is 
logarithmic in the length of the wire. 
(C) Linear de/,ay: the wire has unit width and the propagation delay is linear in the 
length of the wire. 
(D) Quadratic de/,ay: the wire has unit width and the propagation delay is quadratic in 
the length of the wire. 
(E) Logarithmic de/,ay & constant aspect ratio. the propagation delay is logarithmic in 
the length of the wire and all wires in the layout have a constant aspect ratio. 
Thus, wires occiipy an area square in their lengths. 
Since in the naive layout of the Mesh topology the wires do not need to exceed a 
constant fixed length, its performance is invariant under a change of the propagation 
delay assumption; it always has, for a Dictionary of N items: 
e Area O(N); 
e Period 0(1); 
e Execution time 0( VN) for a command. 
For the complete binary tree topology matters are different. Each layout of a 
complete binary tree with N leafs contains wires of length about VN / logN. This is 
easily seen as follows. If nodes cannot lie on top of each other, then the total Area A 
covered by the layout is at least 2N times the unit area covered by a node. So we can 
find two points p and q in the layout which are at least V2N" units apart. p and q can 
be nodes or locations on a wire. To go from p to q along the edges of the tree cannot 
cause us to traverse more than 2 log N edges. Hence, there is an wire in the layout of 
length Y2Jii' / 2 log N units. Note that this holds for every layout which satisfies the 
restriction of not having more than one (or a constant number of) nodes on top of each 
other. Similarly, if we have a layout covering A Area, then there must be a wire in the 
layout of length VA /2logN; for instance, if A E g(NlogN) then the minimax 
edgelength for a layout is e(N) E Q.(vN /logN ). Moreover, there is a path from the 
root to a leaf of total length of at least 0( v'.A ). When the leafs are constrained to be on 
the convex circumference of the layout these lower bounds can be considerably increased 
[PRS].~ 
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The area occupied by the wires in the systolic tree stays the same under assumptions (A) 
through (D), since the wire width is one unit under all of them. Under assumption (E) 
the situation is different. Recall that the H-tree layout for a complete binary rooted tree 
[MRl] achieves Area less than 4N for an N-node complete binary tree, under the unit 
wire width assumption. Now assume (E), so all wires in the layout have a constant 
aspect ratio. 
Upper bound. Analyse the area occupied by an H-tree layout with N leaves and no 
overlap. Let the ratio between the length of the wires at two consecutive levels be a. 
That is, the ratio between the length of a lower level wire and a wire on the next level 
above is O<a<l. Let the aspect ratio of the wires be a, that is, the quotient of width 
and length is a. Let N = 2m. Recall the familiar H-tree layout with constant width 
wires for complete binary trees as depicted in, for instance, [MC, Lel]. Considering that 
layout, it is not to difficult to see that, with constant aspect ratio a (O<a <1), 
-k -- -k-1 + 2 -k+2 a ~aa a , 
for each level k between 1 and m, suffices to layout the H-tree compactly with no 
overlap of wires and nodes. Consequently we obtain 
0 <a .;;;; a(l-2a2) , 
and, for a,a > 0, 
v'2 2 ... /T O<a<T & O<a.;;;;3 V6. 
Note that in the limit for a~ v'2 / 2 we have that a ~ 0. For given a and a in the 
appropriate ranges, an upper bound A (2m) on the total wire area plus node area for the 
H-tree layout is computed as follows: 
00 
A(2m) ~a~ 2k~-2m + 2m 
k=O 
-2m 
aa + 2m . 
1-2a2 
Therefore, 
A (N) ~ CN-210'g2a + N ' 
with C = a/ (1-2a2). From the relation between a and a it follows that C os;;;a for 
O<a< :v'2 / 2. Setting a = (1-2a2) / 2, so 1/2.;;;; a< v'2 / 2 and therefore 0 <a .;;;; 1/4 
and C = 1 / 2, yields 
A(N) ~ *N1-lo'g2(l-2a) + N . 
Therefore, for each £>0 there is an a < v'2 / 2 such that A (N) E O(N1 +(). Since a 
must be greater than 0 this £ remains greater than 0 as well. 
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For a ~ V2 / 2 (so the aspect ratio a of the wire becomes very small): 
m 
A(2m) ~a~ 2ka?-k-2m + 2m 
k=O 
= aN logN + N E 0(N logN) 
Lower bound. Let N = 2m. Let a be the constant aspect ratio of the wires. Let c be the 
maximal amount of cross-over. For each i, l:s;;;;i ~m, let Ai be the minimum layout 
Area for a complete binary tree Ti with 2i nodes. Imagine, for the sake of the 
argument, a virtual layout for Tm, such that each maximal subtree determined by a node 
of Tm takes minimal area. Selecting wires from the maximal lengths paths in these 
subtrees, we sum their areas while taking care that each such wire is counted only once. 
Claim 1. Let Ti be a complete binary tree of i + 1 levels with the root at level i and the 
leaves at level 0. If the minimal layout Area of Ti is Ai then there is a path in Ti of at 
most 2i edges and of length at least y Ai / c in the layout. The area taken by this path 
must therefore exceed aAi / 2ic, where a is the aspect ratio of the wires and c the 
maximal amount of cross-over. 
Proof. By arguments concerning the diameter of the smallest convex area containing Ti 
it is easy to see that there is a path of length y Ai / c in the layout with 1 ~ji :s;;;;2i 
wires. The sum of the area of the wires in such a path is therefore Q(aAi / cji ). D , 
Claim 2. Let Ti be a complete binary tree of i + 1 levels with the root at level i and the 
leaves at level 0. A path through the tree is disjoint from at least 2 maximal complete 
binary subtrees of j + 1 levels with roots at level j of Ti for all j, i -2;;;. j ;;a.o, such that 
all 2(i -1) complete binary subtrees concerned are pairwise disjoint. (This is easy to 
verify from a simple picture.) 
So by Claims 1 and 2, we can give a lower bound on the Area Ai of Ti by adding the 
minimal possible area of a y Ai / c -length path in Ti to twice the sum for j ranges from 
0 through i .:_ 2 of the areas of subtrees Tj : 
aAi i-2 
Ai> -2 . +2~Aj. ci j=O 
Unfolding this inequality we obtain 
i aF,. ·A· 
Ai > ~ i-1. J ' 
j=O 2CJ 
with Fi -j the (i - j)-th element of the Fibonacci-like sequence generated by the 
recurrence relation Fi =Fi-I +2Fi-2 with F0 = 1 and F 1 = 0. Therefore, 
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Substituting Ai = g (i )2i in the inequality above yields 
g ( i ) > .!!:... ± .c..ip_ 
6c j=O } 
which is satisfied for g(i) E OW) with e>a /6c. Hence, 
Am E G(N logll / 6c N) . 
Crudely derived, considering only volume without considerations of placement and 
routing, this lower bound is yet nonlinear and reflects both the necessary influence of the 
aspect ratio a and the cross-over coefficient c. 
Under assumptions (A) through (D) the Area, Period and total command 
Execution Time are easy to compute. They are summarized in Table 1 below. Let again 
Am be the minimal Area needed for the layout of a complete binary tree T with N =2m 
nodes. The Period is computed from the minimax wire length e(N) E 0( \t".A: /logN). 
The Execution Time follows by summing the delays along an Il( \t".A:)-length path from 
the root to a leaf. Before we have argued that there is such a path with at most about 
log N nodes to determine the minimax edge length which determines the Period under 
the different signal propagation delay assumptions. To determine the Execution Time 
one also needs to establish that there are \t".A:-length paths with at least about logN 
nodes. Consider a complete binary tree T of depth log N and the 1 + VN subtrees 
resulting from slicing the edges from the L(logN) /2J-th level to the next level in T. 
Note that in T there can be only VN nodes within a L(log N) / 2 J edge-length path 
from each other. Now divide Am into approximately VN equal size nonoverlapping 
squares. Then two such squares, which are in the order of the diameter of the layout 
Area Am apart, must harbor nodes between which there is a node disjoint path with 
Il(logN) wires with a total length of Il( \t".A:). 
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Delay Area Period I Execution time 
Constant 0(N) 0(1) 0(logN) 
Logarithmic 0(N) 0(logN) 0(log2N) 
Linear 0(N) O(VN /logN) O(VN) 
Square 0(N) Q(N /Iog2N) Q(N /logN) 
Log.&Asp.Ratio Q(Nlog" f 6c N) n O(N1 - 10~(I-2a» 0(logN) 0(log2N) 
Table 1. Minimal area with unequal length wires. Here a is the wire aspect ratio and 
c is the cross-over coefficient or number of layers. 
If we want to synchronize then it may be preferable to have layouts with only equal 
kngth wires. Under the constant wire width assumption, the least such wire length for 
a layout of a complete binary tree is N /log2N with simultaneous least Area of 
0(N2 /log2N) [PRS]. Table 2 summarizes the effect of the requirement of equal length 
wires on layouts of a complete binary N -node tree. 
Delay Area Period I Execution time 
Constant 0(N2 /log2N) 0(1) 0(logN) 
Logarithmic 0(N2 /log2N) 0(logN) 0(log2N) 
Linear 0(N2 / log2 N) 0(N /Iog2N) 0(N /logN) 
Square 0(N2 /Iog2N) 0(N2 /log4N) 0(N2 /Iog3N) 
Log.&Asp.Ratio Q(aN3 / c log4N) Q(logN) Q(log2N) 
Table 2. Minimal area with equal length wires, with a the wire aspect ratio and c the 
cros8-over coefficient or number of layers. 
With respect to wires with a constant aspect ratio, viz. the row row of the table, notice 
that under the requirement of unique wire length e (N) for all wires, cross-over number c 
12 
(number of layers) and an aspect ratio a, the following relations have to hold for any 
complete binary N -node tree layout. 
ae(N)2N ~A (N) ~4e(N)2log2N . 
c 
Viz., on the one hand the Area must accommodate all wires, on the other hand the 
diameter of the layout cannot exceed the length of the longest path (2logN edges). 
Therefore, 
!!:... .;:: 4log2N 
c """' N ' 
and, for fixed constant a and c independent of N, the desired layout is impossible for 
large enough N. 
In any case, the Mesh is always superior in both Area and Period (under constant delay 
ex equo) over the tree, especially so in the case of equal length wire layouts. 
5. The Case of the Cube-Connected Cycles 
In [Th2] Thompson gives 9 designs for VLSI layouts that compute the N -element 
Fourier Transform. Below we compare the complexity of two of these, the Mesh network 
and the Cube-Connected Cycles network. For more detail see the reference. The Mesh 
network consists of a mesh of N processors formed by VN rows and VN columns fitted 
with word-parallel interconnections. This is essentially the ILLIAC IV architecture, with 
the difference that each processor in the Mesh is capable of running its own program. 
Under the constant wire width assumption, the total Area of the Mesh is O(Nlog2N), 
since there are N processors of O(log2 N) area each. The processors are connected by 
constant length wires. The processors are laid out with a square aspect ratio so that the 
internal processor wires have length O(log N ). The Mesh can perform an N -element FFT 
in O(log N) steps of computation, the routing accounts for 0( VN) additional operations 
[Th2]. Under all delay assumptions (A) -(D) we therefore obtain: 
• Area O(Nlog2N); 
• Period O(VN); 
e Execution Time O(VN). 
Under delay assumption (E) only the internal wires of the processors are widened to 
match the length; the interprocessor wires all are of constant length. Thus the processor 
area increases up to lorfN, yielding a total Area of O(NlorfN). The Period and 
Execution Time do not change. 
An important class of networks in VLSI are fast permutation networks like the Fast 
Fourier Transform network, the Shuffle-Exchange network and the Cube-Connected 
Cycles (CCC) network. We shall consider the CCC network [PV] in more detail. For 
each positive integer k consider the k-dimensional hypercube Ck. The set of k-length 
binary strings can be used to name the 2k corners of Hk. Each corner is connected by an 
13 
edge with the k comers which are named by strings one bit different. Thus, the nodes 
have degree k. By replacing each comer node by a k-length cycle, and attaching each of 
the k edges connected to the original node to a particular node of the replacing cycle, the 
degree of no node in the new network exceeds 3. The resulting network Ck has N -:-- k 2k 
nodes and 3k 2k -I edges. A CCC interconnection for N cells is capable of performing an 
N -element FFT in O(log N) multiply-add steps. Under the . constant wire width 
assumption each cell takes O(logN) area [Th2]. So all cells together take O(N logN) 
area. However, the area taken up by wires dominates, as is seen as follows. The 
minimum bisection width of a graph is the number of vertices which must be cut to 
divide the graph in two subgraphs with an equal (give or take one) number of vertices. 
Since CCC's can realise an arbitrary permutation in O(log N) communication steps, and 
between two halves of a CCC Il(N) data items may need to be swapped, the minimum 
bisection width of a CCC network is Il(N /logN). Since the area of a layout (with wires 
of constant width) is at least the square of the minimum bisection width, the Area AN of 
an N -node CCC network is AN E Il(N2 / log2N) with constant width wires. Moreover, 
this lower bound can be matched by an upper bound of the same order of magnitude 
[Th2]. Under the logarithmic delay assumption (E) we can now reason as follows. 
Lower Bourul. Since there are 3N / 2 wires and N nodes of size log N, and under the 
constant wire width assumption the total densely packed Area of the layout is 
Il(N2 /log2N), the average length of a wire is Il(N /log2N). Consequently, under the 
logarithmic delay assumption with a constant aspect ratio for all wires in the layout, the 
Area AN of the N -node CCC layout is bounded below by the product of the number of 
wires and the area occupied by the average wire. Taking the wire aspect ratio a and the 
cross-over number c to be fixed constants below, we obtain 
AN E Il(N3 / log 4N) . 
According to [Th2], the time used by the CCC consists for both Period and Execution 
Time of two components: log N multiply-add steps in the processing nodes and log N 
routing steps which move 0(1) words over each interprocessor connection. It is assumed 
that each multiply-add calculation of a processing node takes O(log N) time under (A), 
(B) and (E). The Period for the CCC is also its Execution Time. This time is for 
assumptions (A), (B), (E) dominated by the multiply-add steps, and for assumptions (C), 
(D) by the routing steps. The time for a routing step is related to the minimax 
edgelength of the CCC topology. Since we can get from each node to each other node in 
2log N edges, and there are parts of the layout which are VA; apart, the minimax 
edgelength e (N) is at least VA;/ 2log N, so with constant width wires 
e(N) E Il(N /log2N) , 
and with constant aspect ratio wires 
e(N) E Il(Nl.5 /log3N) 
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Since the degree of each node in the CCC network is 3, we can argue similarly to the 
case of tree layouts, that there is an O(logN) edge-lengths path in each layout for Ck of 
length 0( vx;.;), with AN the minimwn layout Area. The minimax edgelength under 
constant aspect ratio wires will not significantly influence the Period or Execution Time 
under (E), since the same order of magnitude would result under any polynomial in N. 
We summarize the results on the CCC network in Table 3 below. . 
Delay -Area Period I Execution time 
Constant 0(N2 /log2N) 0(log2N) 0(log2N) 
Logarithmic 0(N2 /log2N) 0(log2N) ·e(log2N) 
Linear 0(N2 /Iog2N) O(N /logN) O(N /logN) 
Square 0(N2 I Iog2 N) O(N2 /log3N) O(N2 /log3N) 
Log.& Asp.Ratio O(N3 / log4N) 0(log2N) 0(log2N) 
Table 3. The CCC performance with minimum Area. 
Consequently, the Mesh is superior for the Area, the AreaXPeriod and the 
Area X Execution Time measures. 
The inspiration for the present investigation stems from a lecture by Martin Rem in the 
1980/1981 Computer Science Colloquiwn "Complexity and Algorithms" at the (former) 
Mathematisch Centrum. Talks with Andries Brouwer, Aart Blokhuis, Lambert Meertens 
and Sape Mullender have improved this work. 
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if i =1 and r 1=1=0 then RETURN(ki.r1) else RETURN("Dictionary empty"); 
(ki,ri) ~ (ki+i.ri+l) 
Appendix 
We briefly explain the Dictionary machine of [ORS]. Let K be an ordered set of keys, 
and let R be a set of Ttems . A dictioriary is a finite subset F of K X R, such that for 
each key k at most one item r exists with (k, r) E F. A key k is in F when there is a r 
with (k, r) E F. Every (k, r) E F is called an entry in F. For all k E K we have that 
F(k) is defined as {(k,r) I (k,r) EF}. Therefore, F(k) is a singleton set if k is in F 
and empty otherwise. The dictionary machine must support: 
INSERT(k,r): F ~ (F-F(k)) LJ {(k,r)} ; 
DELETE(k): F ~ F-F(k) ; 
SEARCH(k): RETURN F(k) or "not there" 
XMIN: F ~ F-F(kmin); RETURN F(kmin) or "dictionary empty". 
If, before an INSERT(k ,r ), the key k is already in F, or before a DELETE(k) not in F 
then that operation is called redundant. We can avoid such operations if we execute a 
SEARCH before every INSERT and DELETE. However, this would prevent pipelinin.g 
of the operations. Therefore, we want the dictionary machine to be able to execute also 
redundant operations correctly. 
The Systolic Search Tree solutions of [ORS], using N memory elements 
Si.S2, ••• ,SN, can store at most N items. Every Si can directly communicate with 
Si-land Si+l (l~i~N with S 0 and SN+l nonexistent). Each Si has a contents (ki>ri) 
as well as (ki-hri_1) and (ki+i.ri+ 1), with the least key k 0 = -oo, the greatest key 
kN +1 = oo and the empt;y item r 0 = rN +1 = 0. Every memory element can determine 
the relative order of keys and whether an item is the empty one. Initially, all memory 
elements contain (oo, 0). The memory elements constitute the leafs of a complete binary 
tree (so we assume N = 2k for some natural number k ), the root of which accepts the 
input commands and delivers the required output. The keys are stored in ascending order 
in Si.S2, ••• ,SN. For each memory element Si, l<i~N, the operations are defined as 
follows. 
SEARCH(k): 
if ki =k and ri=I=* then RETURN(ki>ri) else RETURN ("not there") 
INSERT (k, r ): 
if ~-1 <k :;;;;,~ then (~,ri) ~ (k,r) ; if ki-l =k then (~,ri) ~ (k, *) ; if k <~-1 
then (ki,rd ~ (ki-i.ri-1) 
DELETE(k): 





if ri =* and ri+i** then (ki>ri) ~ (ki+l,ri+i) if ri** and ri-i=* then 
(ki, ri ) ~ (ki, * ) 
The commands are propagated from the root of the tree down to the leafs 
constituting the memory elements, and the answers from the individual memory 
elements are percolated upwards from the leafs to the root. This latter process happens 
in such a way that at a node, where two different answers come together, the positive 
one always prevails and is the one which is transmitted upwards. Since there are in fact 
two trees, one to broadcast the input commands down to the leafs, and one to transmit 
the answers from the individual leafs to the root, meanwhile combining them, the 
commands can be processed pipeline fashion. The time in between the processing of two 
commands is called the Period. The Period is at least the time it takes to execute the 
commands at the leaf level. The Jwles * created by redundant INSERTs or 
nonredundant DELETEs may necessitate, to be shifted out, at most N -1 COMPRESS 
operations. However: 
Lemma [ORS]. By folwwing each INSERT, XMIN and DELETE by two 
COMPRESS's, every initial Dictionary segment of length n will contain no rrwre than 
l n / 2 J Jwles at any time. 
Thus we need at most N extra memory elements to obtain a Dictionary machine of 
capacity N which also allows redundant operations. Under the constant signal 
propagation delay assumption, [ORS] obtain 0(1) Period, O(logN) execution time for 
the individual commands, and 0 (N) Area for the VLSI layout of the systolic tree. 
However, under the linear signal propagation delay assumption, since the minimax 
edgelength e(N) of a wire in the tree is O(VN /logN), if the layout Area is to be 
O(N), the Period increases to O(VN /logN) and the Execution Time to O(VN), cf. 
Section 4. To get rid of synchronization problems due to unequal length wires, we may 
require all wires to have equal length. In that case the length is at least 0(N /log2N) 
while the Area increases to A = 0(N2 /log2N), see [PRS], yielding a Period of 
0(N /Iog2N) and a Execution Time of 0(N /logN). The systolic Mesh layout 
proposed in [SS] yields, under both the constant and linear signal propagation delay 
assumption, a layout Area O(N), a Period 0(1) and Execution Time O(VN). There 
the N memory elements are laid out in a rectangular VN X VN Mesh, such that the 
ith row contains, from left to right, the (i-l)VN +1 -th through iVN -th memory 
elements. It is easy to see that, if the commands c.q. answers are transmitted to the first 
c.q. last element of each column, and the communication amongst the memory elements, 
to shift items and key pairs or holes, happens along the rows, the claimed performance is 
reached. 
